

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 917 358 A1

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:  
19.05.1999 Bulletin 1999/20

(51) Int Cl.<sup>6</sup>: H04N 5/217

(21) Application number: 98308762.8

(22) Date of filing: 27.10.1998

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventors:  
• Rambaldi, Roberto  
Bologna 40129 (IT)  
• Tartagni, Marco  
Meldola 47014 (IT)  
• Kramer, Alan H.  
Berkeley, California 94708 (US)

(30) Priority: 05.11.1997 US 964763

(71) Applicant: STMicroelectronics, Inc.  
Carrollton Texas 75006-5039 (US)

(74) Representative: Palmer, Roger et al  
PAGE, WHITE & FARRER  
54 Doughty Street  
London WC1N 2LS (GB)

(54) Pixel correction system and method for CMOS imagers

(57) Disclosed is a fault tolerant CMOS image sensor that includes circuitry for identifying defective pixels and masking them during image generation. Masking may involve, in one example, replacing the output of a given pixel with an average of the output of surrounding non-faulty pixels. Thus, while image sensors may be fabricated with some number of faulty pixels, the images produced by such sensors will not have undesirable bright or dark spots. The disclosed sensor includes (a) one or more pixels (active or passive) capable of pro-

viding outputs indicative of a quantity of radiation to which each of the one or more pixels has been exposed; and (b) one or more circuit elements electrically coupled to the one or more pixels and configured to identify and correct faulty pixels in the CMOS imager. The one or more pixels each include a photodiode diffusion formed in a well and a tap to power or ground also formed in the well. The disclosed sensor also identifies pixels that were initially acceptable but later became defective. The newly defective pixels so identified may then be masked to thereby increase the CMOS detector lifetime.




FIG. 1

EP 0 917 358 A1

## Description

[0001] The present invention relates to an integrated circuit architecture for CMOS imagers. More specifically, the present invention relates to methods and apparatus for masking or correcting faults in individual pixels of CMOS imagers.

[0002] CMOS image sensors are now becoming competitive with charge coupled device ("CCD") array image sensors. Potential applications include digital cameras, night time driving displays for automobiles, and computer peripherals for document capture and visual communications.

[0003] Since the 1970s, CCD arrays have dominated the electronic image sensor market. They have outperformed CMOS array sensors in most areas, including quantum efficiency, optical fill factor (the fraction of a pixel used for detection), charge transfer efficiency, readout rate, readout noise, and dynamic range. However, the steady improvement in CMOS technology (including increasingly small device size) has moved CMOS image sensors into a competitive posture. Further, in comparison to CCD technology, CMOS technology provides lower power consumption, increased functionality, and potentially lower cost. Researchers now envision single chip CMOS cameras having (a) integrated timing and control electronics, (b) a sensor array, (c) signal processing electronics, (d) an analog-to-digital converter, and (e) interface electronics. See Fossum, "CMOS Image Sensors: Electronic Camera On A Chip," 1995 IEDM Technical Digest, Wash. DC, Dec. 10-13, 1995, pp. 17-25 which is incorporated herein by reference for all purposes.

[0004] CCD arrays are limited in that all image data is read by shifting analog charge packets from the CCD array interior to the periphery in a pixel-by-pixel manner. Unfortunately the pixels of the CCD array are not randomly addressable. In addition, due to voltage, capacitance, and process constraints, CCD arrays are not well suited to integration at the level possible in CMOS integrated circuits. Hence, any supplemental processing circuitry required for CCD sensors (e.g., memory for storing information related to the sensor) must generally be provided on separate chips. This, of course, increases the system's cost.

[0005] A persistent problem of both CMOS and CCD image sensor technologies is image degradation due to faulty pixels. Such faulty pixels arise from processing variations inherent in fabrication of numerous sensor chips. A pixel's fault may be manifested by an output indicative of a radiation exposure that does not accurately reflect the actual radiation exposure to which the pixel was exposed. For example, a pixel that outputs more charge than is expected upon exposure to a particular amount of radiation appears as a bright spot in an image. Similarly, a pixel that outputs less charge than expected appears as a dark spot.

[0006] Typically, image sensors are tested after fabri-

cation to identify the number of faulty pixels that they contain. If any sensor has more than a specified number of faulty pixels, it must be rejected. Thus, sensor yield is limited by the number of faulty pixels typically produced on a chip. Not surprisingly, wide area sensors having large numbers of pixels have relatively low yields because they tend to have higher numbers of faulty pixels (the number of faulty pixels per total number of pixels is approximately constant for a given fabrication technology).

[0007] While careful screening of image sensors after fabrication can locate defective arrays, it cannot prevent sensors from degrading during normal use. Pixels sometimes develop such faults during normal operation. Unfortunately, no effective mechanism exists for identifying and correcting such faults.

[0008] What is needed therefore is an improved image sensor that can mask or otherwise correct defective pixels soon after the sensor is fabricated and during its lifetime.

[0009] The present invention provides a fault tolerant radiation imager such as a CMOS imager. Such image sensor includes circuitry for masking and/or correcting defective pixels during image generation. Masking may involve, in one example, replacing the output of a given pixel with an average of the outputs of surrounding non-faulty pixels. Correction may involve increasing or decreasing the output level from a pixel to be corrected. Thus, while image sensors may be fabricated with some number of faulty pixels, the images produced by such sensors will be superior to those produced by sensors that do not have such masking or correcting mechanisms. Further, sensor yield may be improved because even those sensors having more than the traditionally allotted number of defects may be used (so long as the defective pixels are appropriately masked or corrected). In one preferred embodiment, pixels that were initially good and later become defective may be identified at the time they become defective. The newly defective pixels so identified may then be masked or corrected as described to thereby increase the CMOS detector lifetime.

[0010] One aspect of the present invention provides a method of masking faulty pixels that may be characterized by the following steps: (a) exposing an imager to radiation; (b) identifying a faulty pixel in the imager; (c) determining outputs of a plurality of other pixels located about the faulty pixel; and (d) masking an output of the faulty pixel using the outputs of the plurality of other pixels. Then a masked output of the faulty pixel can be provided in an image produced by the imager. Preferably, the system identifies the faulty pixel by accessing memory associated with the imager to determine the location of the faulty pixel in the imager. Then to generate an image corrected for the faulty pixel, the method may also require conversion of the output of the pixels (including the masked output) from an analog format to a digital format prior to masking the pixel's output

[0011] In one embodiment, masking the output of a faulty pixel involves replacing its output with an output value based exclusively on the output of multiple surrounding pixels. For example, the corrected output may be obtained by interpolating output values of at least two pixels surrounding the at least one faulty pixel. In color imagers, the pixels of the imager can discriminate between multiple colors and the faulty pixel therefore will be designated to detect radiation of a single color. Preferably, in such cases, the plurality of other pixels chosen to mask the output of the faulty pixel are only those surrounding pixels that are designated to detect radiation of the same color as the faulty pixel.

[0012] It may not be necessary to totally mask the output of each of the faulty pixels. For example, some pixels may not be completely corrupted, in which case their outputs could be corrected rather than masked. In one instance, the faulty pixel may be known to have an output that is 20% lower than appropriate. Thus, the output of that pixel may simply be increased by 25% before producing the image.

[0013] Of course, some technique for identifying faulty pixels must be conducted initially (when the imager is produced) or periodically over its lifetime. In one embodiment, the system electronically tests a selected pixel according to the following sequence: (i) electronically resetting the selected pixel to a defined charge (e.g., the charge associated with a dark value in an image); (ii) reading the selected pixel's output; and (iii) comparing the selected pixel's output to an expected value based upon the defined charge provided to the selected pixel. If the selected pixel's output significantly deviates from the expected value, the system designates the selected pixel as faulty. Alternatively, the conducted test may also be an optical test in which the imager is exposed to radiation of a known intensity for a known duration. The outputs of the pixels are then compared to expected values as described above.

[0014] In the case of an electronic test and where the selected pixel includes an n-well and a p-diffusion photodiode, electronically resetting the selected pixel requires injecting a quantity of negative charge into the p-diffusion. In photodiodes of the opposite conductivity type, negative charge is removed from an n-type diffusion during reset.

[0015] The test results may be interpreted as follows: if the selected pixel's output significantly deviates from the expected value, the system determines whether the selected pixel is partially or completely corrupted. Thereafter, masking or correcting the output of the selected pixel employs a first technique for a partially corrupted pixel and a second technique for a completely corrupted pixel. Because the second technique involves a completely corrupted pixel, little if any information from the output of the pixel may be used. Thus, the second masking technique may involve interpolation or otherwise averaging the outputs of pixels surrounding the completely corrupted pixel. The first technique may in-

volve using the output from the pixel -- simply increasing or decreasing that output by a fixed percentage or magnitude.

[0016] To automatically recall the faulty pixel identities prior to image generation, the test method may be concluded by storing the location of the one or more faulty pixels in a memory. In appropriate instances, it may also involve storing data specifying whether each of the one or more faulty pixels is partially or completely corrupted.

[0017] Another aspect of the invention provides an imager that may be characterized as including the following elements: (a) one or more pixels capable of providing outputs indicative of a quantity or a type or both the quantity and type of radiation to which each of the one or more pixels has been exposed; (b) one or more circuit elements electrically coupled to the one or more pixels and configured to mask or correct faulty pixels in the imager; and (c) a memory configured to store the locations of the faulty pixels. Preferably, these various elements are provided on a single integrated circuit chip.

[0018] The imager may also include one or more voltage sources capable of delivering a voltage to the photodiode diffusions of the one or more pixels (typically to reset the pixels' states). It may further include one or more charge integrators capable of measuring the pixel outputs. Still further it may include an analog-to-digital converter capable of receiving analog outputs from the one or more pixels, converting the analog outputs to digital signals, and providing the digital signals to the one or more circuit elements such that the one or more circuit elements can identify faulty pixels. In an especially preferred embodiment, the plurality of pixels is arranged in an array such that each of the pixels in the plurality of pixels is separately addressable.

[0019] In many CMOS imagers, the one or more pixels will each include a photodiode diffusion formed in a well and a tap to power or ground also formed in the well. Such pixels may be of an active or passive design.

[0020] Another aspect of the invention provides a system for producing an image of an object. This system includes an imager of the type described above and one or more components for outputting an image resulting from the outputs of the one or more pixels. The image may be a photograph in the case of a digital camera for example.

[0021] These and other features and advantages of the invention will be described below in the Detailed Description section with reference to the appended drawings.

[0022] Figure 1 is a block diagram illustrating high level functional blocks employed in a CMOS imager implementing the fault tolerant imager of the present invention.

[0023] Figure 2A is a cross-sectional diagram of a passive photodiode pixel, of a type suitable for use with the CMOS imager of Figure 1, being reset.

[0024] Figure 2B presents the same cross-sectional diagram presented in Figure 2A, but showing how the

reset charge on the pixel is read out to determine if the pixel is faulty.

[0025] Figure 3A is a hypothetical graph illustrating how the system may categorize pixels as partially or completely corrupted due to a leaky diode in accordance with one embodiment of this invention.

[0026] Figure 3B is a hypothetical graph illustrating how the system may categorize pixels as partially or completely corrupted due to an obstruction or gain mismatch in accordance with one embodiment of this invention.

[0027] Figure 4A is a process flow diagram illustrating a method by which the pixels of an array may be tested to determine whether they are corrupted.

[0028] Figure 4B is a process flow diagram illustrating how corrupted pixels are treated during image generation in accordance with one embodiment of this invention.

[0029] Figure 4C is a process flow diagram detailing one technique by which corrupted pixels may have their outputs masked or corrected to generate a clear image.

[0030] Figure 5 is an illustration of the pixel arrangement in a color imager, presented to illustrate how pixel correction can be conducted in color imagers.

[0031] The invention will be described with reference to certain preferred embodiments set forth below. Specifically, the invention will be described with reference to a particular CMOS sensor employing depletion mode photodiodes. It should be understood that the invention is in no way specifically limited to these embodiments. For example, the methods and systems described herein may be profitably applied to photogate arrays, CCD arrays and virtually any other type of radiation imaging array. Further, while the CMOS photodiode array design presented herein is a "passive" design, the principles of this invention can be applied to other designs such as active pixel designs.

[0032] Figure 1 presents one preferred system architecture for implementing a CMOS imager in accordance with this invention. Preferably, all elements of the depicted system are implemented on a single integrated circuit chip. The figure presents an imager 10 including four primary elements: a pixel array area sensor 12, an analog-to-digital converter 18, a fault analysis and correction block 24, and a memory 26 for storing fault and correction data.

[0033] Area sensor 12 includes a plurality of regularly arranged pixels each capable of responding to radiation impinging on the sensor. Often, as in the case of most digital cameras, the radiation will be visible electromagnetic radiation. Detection of other types of radiation is within the purview of this invention. Each pixel produces an output indicative of the radiation intensity over time (integral of intensity with time) striking the pixel. In one specific embodiment, area sensor 112 includes an array of 1024 (vertical direction) by 1024 (horizontal direction) pixels, but of course the actual array dimensions will depend upon the application and the scale of the IC fabri-

cation technology. In operation, an optical image may be directed onto area sensor 12 such that spatial and/or temporal variations in light intensity (or some other radiation feature such as wavelength) may be temporarily recorded by the individual pixels making up sensor 12.

[0034] The signals from the individual pixels of sensor 12 are output over one or more lines 14 as analog signals 16. These analog signals 16 are received by analog-to-digital converter 18 which converts them to digital signals 22 and outputs such digital signals over a line 20.

[0035] Digital signals 22 are then received by the fault analysis and correction block 24 which communicates with memory 26 over a memory connection 28 (e.g., a bus) in order to appropriately mask the output of faulty pixels in area sensor 12. Fault analysis and correction block 24 thereby produces a corrected set of output pixels which it sends over a line 30 to image display circuitry.

[0036] While the individual elements of system 10 may be implemented on different physical structures, area sensor 12, analog-to-digital converter 18, and fault analysis/correction block 24 are preferably provided on a single integrated circuit chip. In addition, it may be desirable to include memory 26 on the same chip. Memory 26 should be made as small as possible yet large enough to store all necessary information for correction/masking of each faulty pixel. As most sensors can be expected to have only a few faulty pixels, memory 26 typically need not be very large. Its size will largely depend upon the size of the pixel array itself. Typically, it can be expected that no more than 0.1% of the pixels will ever be faulty in a functional imager. One might expect no more than two or three bytes need be set aside for storing the location and correction information associated with each defective pixel. Based on this logic, memory 26 may typically be between about 10 kilobits and 1 Megabit. Further, memory 26 may take many forms such as SRAM, ROM (EEPROM, flash memory, or EPROM), DRAM, etc.

[0037] One of the most significant benefits of CMOS-based image sensors is their easy integration with on-chip analog-to-digital converters. Preferably, the analog-to-digital converter will consume little power and occupy little area, yet meet the pixel processing rate at the resolution required of the system's application. It is possible to have a single analog-to-digital converter for the entire array (operating at the pixel rate), a single converter for each pixel (operating at the frame rate), a converter for each column of the array (operating at the line rate), or some other division of labor.

[0038] Figures 2A and 2B present side sectional views of a single passive pixel. In Figure 2A, the pixel is being reset for testing, and in Figure 2B, the pixel's accumulated charge is measured to determine whether the pixel has been corrupted. Figure 2B also illustrates the state of a pixel when its output is being read for normal imaging.

[0039] As depicted in Figures 2A and 2B, a pixel 200 is formed on a semiconductor substrate 202. An n-well 204 is formed as a layer on the upper part of substrate 202, which may be an epitaxial layer for example. In a preferred embodiment, well 204 spans multiple pixels in a two-dimensional array. However, it is within the scope of this invention to have a separate well for each pixel. Within each pixel, a p-type photodiode diffusion 206 is provided to store charge upon exposure to radiation. In addition, each pixel 200 includes a substrate tap 208 for holding the well 204 at a fixed voltage such as  $V_{dd}$ . Substrate tap 208 may be a highly doped n-type region for providing a low resistance ohmic contact to well 204. Substrate tap 208 connects to an appropriate power source via an appropriate contact or interconnect.

[0040] Various optical layers/elements may be provided on pixel 200 -- at least on diffusion 206. To simplify the diagrams these additional elements are not shown in Figures 2A and 2B. These optical elements may include, for example, a lens for optical collection of photons and filters for wavelength discrimination of photons (as used in color pixels).

[0041] It should be understood that while pixel 200 is depicted as having an n-type well and a p-type photodiode diffusion, the invention is not limited to this arrangement. Thus, well 204 could be a p-type region and diffusion 206 could be an n-type region. In either case, the concentration of dopant atoms in regions 204 and 206 should be chosen to create a depletion mode photodiode. In such photodiodes, radiation impinging on photodiode diffusion 206 causes generation of holes and electrons in the depletion region. Because the depletion region does not contain free charge carriers, these newly created holes and electrons are not immediately annihilated by combination with carriers of the opposite charge. Electrons drift to well 204 and holes drift to p-diffusion 206 where they are collected as free charge on capacitor  $C_{pw}$  207 defined at the p-n junction between the photodiode diffusion 206 and the well 204. The capacitance of  $C_{pw}$  is sometimes referred to as the photodiode's "intrinsic capacitance."

[0042] During normal operation, pixel 200 is exposed to a source of radiation for a defined period of time. The flux of radiation (intensity) integrated over the length of the exposure time define an "integrated illumination" which is related to the amount of charge that builds up on the capacitor defined by the p-n junction of diffusion 206 and well 204. To "read" pixel 200, photodiode 206 is discharged so that the amount of stored charge can be determined. This charge specifies the integrated illumination which can be converted to an average radiation intensity based upon the known exposure time. The outputs of all pixels in the array are used to create a radiation intensity distribution or image.

[0043] In the illustrated embodiment, the pixel output is coupled to a charge integrator 210 by a connection line 212 and a transistor 214. While photodiode 206 is exposed to radiation, transistor 214 is switched off so

that the charge accumulates in pixel 200. When pixel 200 is to be read, transistor 214 switches on so that the charge accumulated in photodiode diffusion 206 can flow over connection line 212 to charge integrator 210 and a capacitor 222 (connected in parallel with amplifier 210). Charge integrator 210 then measures the voltage across capacitor 222 and generates an output corresponding to the quantity of charge received from photodiode 206. Note that a switch 225 provided in parallel with capacitor 222 should be switched off during the read process so that a potential difference can be established across the plates of capacitor 222.

[0044] Concurrently with this reading process, photodiode 206 is "reset" to a "dark" state in which it is largely depleted of excess charge. In one example, in which  $V_{dd}$  is 5V, photodiode diffusion 206 is reset to 1V which is the dark state (i.e., the voltage associated with no radiation being sensed by pixel 200). During reset, switch 225 is closed so that the reset voltage (the output of charge integrator 210) can be applied to line 212 and hence photodiode diffusion 206.

[0045] Fault analysis and correction block 24 may electronically determine if a given pixel is a faulty pixel. It may do this in various manners. For example, after a pixel is reset, that pixel may be sampled at a later time to determine whether its voltage has deviated from that of a dark state. Remember that on reset, a pixel photodiode is discharged such that the pixel assumes a voltage associated with the dark state (e.g., about 1V). If, upon sampling the reset pixel, it is found that the pixel voltage deviates from that associated with this dark state, the pixel may be deemed faulty by fault analysis and correction block 24. In this case, the output of that pixel is corrected or masked during subsequent images.

[0046] Returning to Figure 2A, the reset mechanism for testing pixels is depicted. While pixel 200 is not exposed to light, charge integrator 210 discharges photodiode diffusion 206 over line 212 to the reset voltage  $V_r$ . Note that this requires switching transistor 214 on. The pixel is then disconnected from charge integrator 210 by turning off transistor 214 and photodiode 206 is allowed to remain idle for a fixed length of time. The charge on photodiode diffusion 206 is then read out through charge integrator 210 by again closing switch 214 (Figure 2B). The associated detection circuitry then determines whether pixel 200 is corrupted.

[0047] This technique will determine whether charge leaks between the photodiode diffusion 206 and well 204. If positive charge leaks into the diffusion (in the case of a p-type diffusion and n-type well), the pixel is found to be faulty during the above test. If uncorrected, the faulty pixel will appear as a "white pixel" (i.e., it will appear inappropriately bright).

[0048] This is not the only type of pixel defect of relevance here. Sometimes a pixel will be partially or completely blocked as by a dust particle remaining from fabrication. It is also possible that new particles will block the pixel during the CMOS imager's operating lifetime

Also, the optical elements on a pixel (lens, filter, etc.) may degrade and obstruct radiation. These types of failures result in "dark pixels" (i.e., the pixel appears inappropriately dark in an image). Unfortunately, obstruction type defects can not be tested without providing light to the array. Thus, an optical test must be employed. Various optical tests are known in the art and employed before CMOS imagers are shipped. Such tests usually involve resetting the pixels as described above, exposing pixels to known quantities of radiation and then reading their outputs. Variations of such tests may be employed to periodically test the imager over the course of its life. If any pixel so tested, outputs less charge than expected, the pixel is deemed faulty and must be corrected.

[0049] Still another type of pixel fault results from various intrinsic defects in the photodiode itself. These may result because the radiation collection region of the pixel is larger or smaller than desired (i.e., the photodiode diffusion size does not meet specifications), the dopant concentration in the photodiode deviates from a desired value, radiation reflects off metal proximate the pixel, etc. Each of these gain mismatch faults results in an erroneous pixel reading. If they cause excess charge to accumulate in the photodiode, they result in white pixels, and if they cause too little charge to accumulate in the photodiode, they result in dark pixels. Optical tests, as described above, may be employed to test for and classify such gain mismatches.

[0050] Regardless of the type of testing employed (optical or electronic), fault analysis and correction block 24 may operate in various manners. In one embodiment, block 24 merely determines whether a given pixel is faulty or not. In a more sophisticated version, block 24 not only determines whether a pixel is faulty, but what type of fault it harbors and just how faulty it actually happens to be. For example, in one embodiment, the system determines whether a given pixel is working correctly, is partially corrupted (white or dark), or is completely corrupted. It may make this determination depending upon how far the expected pixel intensity (photodiode voltage) deviates from an expected value.

[0051] This embodiment is depicted graphically in Figures 3A and 3B. The vertical axes represent the pixel output voltage as output by charge integrator 210. Note that, in the case of a p-type photodiode diffusions, the greater the amount of illumination striking a pixel, the lower the voltage output by charge integrator 210. Conversely, lower amounts of illumination result in higher output voltages at charge integrator 210. The opposite is true for n-type photodiode diffusions. In Figure 3A, the classes of pixel output encountered in a "dark test" are depicted. In the test, the pixels are reset and held in the dark for a defined period of time before their outputs are read. In Figure 3B, the classes of pixel output encountered in an optical test are depicted. In this test, the pixels are reset and then exposed to a defined quantity of illumination for a defined period of time before their outputs are read.

[0052] In either case, the test begins with pixel 200 is reset via transistor 214 to an expected value 302 indicated in Figure 3. If the measured output at charge integrator 210 falls within a correct working zone 304 the pixel is deemed correctly working. In the case of the dark test depicted in Figure 3A, if the measured pixel intensity (voltage) falls below working zone 304, the pixel is deemed corrupted. The only question remaining is whether the pixel is "partially corrupted," in which case its output may be used in a modified fashion, or "completely corrupted," in which case its output can not be used under any circumstances. If the test pixel's output falls within within a partially corrupt zone 308, the pixel is deemed partially corrupted and treated accordingly. A pixel voltage lying below partially corrupted lower zone 308 is in a completely corrupted lower zone 312 and that pixel is deemed to be completely corrupted and treated accordingly.

[0053] Turning now to Figure 3B, if the optical test shows that the test pixel's output voltage is above working zone 304, the pixel is obstructed or otherwise subject to a gain mismatch. If the output voltage is only slightly elevated from working zone 304 and lies in a zone 314, the pixel is deemed partially corrupted. If the output voltage is significantly elevated and lies in a zone 316, the pixel is deemed completely corrupted. In some cases, the optical test may reveal that the output voltage is lower than expected, in which case the pixel is not obstructed but is instead subject to a gain mismatch. Such gain mismatch might result from an oversized light collection surface on the pixel. In any event, such gain mismatch results in a partially or completely corrupted pixel depending upon the magnitude of the mismatch.

[0054] As will be explained in more detail below, partially corrupted pixels may be treated differently from completely corrupted pixels. In the simpler embodiment, pixels are never treated as partially corrupted, they are either working correctly or completely corrupted.

[0055] As suggested above, the output of charge integrator 210 will be an analog signal indicating the integrated illumination of a currently analyzed pixel. In order to easily analyze this signal and make any necessary corrections, the analog signal should first be converted to a digital signal. This is accomplished with analog-to-digital converter 18 as mentioned above. Preferably, an analog-to-digital converter 18 is formed on the same chip with pixel array 12.

[0056] Figure 4A provides a process flow chart of a generic method 500 that may be employed to test pixels to determine if they are faulty. The flow chart applies to both optical and non-optical tests. The process 500 begins at 501 and in a step 502, the photodiodes in an array are charged to a reset voltage,  $V_r$ . As mentioned, this voltage corresponds to the state of the pixel when no radiation has struck it.

[0057] Next, at a step 503, a decision is made as to whether the test is an optical or non-optical test. If it is an optical test, the pixel array is exposed to a defined

quantity of radiation at a step 504. Thereafter, process control is directed to a step 506 (described below). If the test to be conducted is a non-optical step, no radiation is provided. In that case, a dark current test is being conducted and the next step (step 505) delays reading the pixels for defined length of time that preferably corresponds approximately to the exposure time of the pixels while in use.

[0058] At this point, the process continues a step 506, where fault analysis and correction block 24 selects a first pixel to be evaluated. Evaluation involves assessing the output voltage of that pixel at a step 508. Thereafter, at a step 510 analog-to-digital converter 18 converts the analog value for that output voltage to a digital value. From this digital value, logic block 24 determines whether the pixel has an actual output voltage significantly deviating from an expected output voltage. See step 512. Next, logic block 24 may optionally determine if the pixel is partially or completely corrupted based upon any deviation from the expected output voltage. See step 514. Block 24 may also classify the corruption according to the classifications presented in Figures 3A and 3B.

[0059] Assuming that the system determines that the pixel is at least partially corrupted, it stores the location of the corrupted pixel and the type of corruption (partial or complete) in memory 26. This is accomplished at a step 516. If the pixel is partially corrupted, the system may also store some information about the type and degree of corruption. As explained in more detail below, this information is used to correct the partially corrupted pixel during readout. After the information associated with the corrupted pixel has been stored, block 24 determines whether the pixel under consideration is the last pixel in the array at a step 518. If so, the process is then completed at 526.

[0060] If decision step 518 is answered in the negative (i.e., the current pixel is not the last pixel in the array), the system moves to the next pixel in the array at a step 522. After that, process control returns to step 508 where the system accesses the output voltage of the new current pixel in the array.

[0061] Note that if decision step 514 is answered in the negative (i.e., the pixel under consideration is not corrupted), process control is directed to decision step 518 where the system determines whether the pixel under consideration is in fact the last pixel in the array.

[0062] Figure 4B presents a process flow diagram of one method 530 for masking faulty pixels during generation of an image. The process 530 begins at 532 and in a process step 534 exposes the pixels of the array to a radiation pattern defining an image. This charges the individual photodiodes of the individual pixels and thereby temporarily records the image. Next, at a process step 536, the system specifies a current pixel for analysis and accesses memory 26 for information concerning that pixel. From the information stored in memory, fault correction block 24 determines whether the current pixel is corrupted at a decision step 538.

[0063] Assuming that the current pixel is not corrupted, the system reads the output voltage of the pixel at a step 540. Thereafter, that output voltage is converted to a display value (possibly after conversion from an analog format to a digital format) and added to a currently generated image. This is accomplished at a step 542.

[0064] The system may then determine whether the current pixel output provides information sufficient to allow correction of another pixel at a decision step 544. As will be described below, some masking and correcting techniques for defective pixels require output information from adjacent (or nearby) uncorrupted pixels. Thus, if the pixel under consideration is adjacent to (or at least nearby) a corrupted pixel, the output information of the current pixel may be employed to allow masking of the corrupted pixel. Assuming that this is the case (i.e., decision step 544 is answered in the affirmative), the system calculates a mask value for the previously corrupted pixel at a step 546. Thereafter, the system applies that mask value to the image at the location of the corrupted pixel. This is accomplished at a step 548.

[0065] Returning to decision step 538, if it is answered in the affirmative (i.e., the current pixel is corrupted), the system next determines whether there is sufficient information available to mask or correct the current pixel. This is accomplished at a decision step 550. If there is sufficient information available to mask the current pixel (e.g., the output values of enough uncorrupted surrounding pixels are already known), the system calculates the mask value for that pixel at a step 552. Thereafter, it applies the mask value to the image being generated at a step 554 (i.e., it replaces the output of the corrupted pixel with a corrected or mask value). If decision step 550 is answered in the negative (i.e., there is insufficient information to mask the current pixel), the system flags the current pixel as requiring a mask value when sufficient information is available from nearby pixels. This is accomplished at a process step 556.

[0066] After either process step 554 or 556, the system determines whether the current pixel is the last pixel to be considered in the array or an appropriate subsection of the array. This is accomplished at a decision step 558. Note that process control is also directed to decision step 558 after process step 548. Still further, process control is directed to decision step 556 if decision step 544 is answered in the negative.

[0067] In any event, assuming that the current pixel is not the last pixel in the array (i.e., decision step 558 is answered in the negative), the system moves to the next pixel in the array for evaluation at a step 560. Process control is then redirected to step 536 where memory 26 is accessed for information about the new current pixel. Thereafter, the process proceeds as described above.

[0068] Assuming that the system determines at decision step 558 that the current pixel is in fact the last pixel in the array, it then completes the image and makes that image available for output (in the case of a full image or frame buffer). Alternatively, if the system employs a line

buffer or some other buffer that holds less than an entire image, decision step 558 determines whether the current pixel is the last pixel in a line. If so, the line is made available for output. Regardless of the buffer details, the appropriate pixels (line, frame, etc.) are output at a process step 562. The process is then completed at 564.

[0069] A generic process by which a pixel is corrected at step 552 (or 546) is detailed in Figure 4C. The process begins at 570 and then in a decision step 572, the system determines whether the current pixel is completely corrupted. Such information should be available from memory 26 and obtained during step 536 (Figure 4B).

[0070] Assuming that the current pixel is deemed to be completely corrupted, the system generates a corrected output value for that pixel at a process step 574. Note that in the embodiment depicted in Figures 3A and 3B, a completely corrupted pixel would lie in one of ranges 312 and 316. In the embodiment depicted in Figure 4C, the system may generate the corrected output value by interpolating output values of surrounding pixels (assuming those output values are available). If all of the surrounding pixels have not yet been evaluated, the final interpolated correction for the pixel at hand must await output values of the adjacent uncorrupted pixels. After step 574 is complete, the process is finished at 578.

[0071] In the case of a color imager, the masking operation must be cognizant of the color of the pixel that is being corrected. Figure 5 illustrates the layout of a conventional primary color pixel array (red, green, and blue). It should be understood that the invention may be practiced with other color pixel arrays such as those employing complementary color filters. In the embodiment of Figure 5, green pixels are labeled "G," red pixels are labeled "R," and blue pixels are labeled "B." If the pixel deemed completely corrupted is green, then only green pixels should be chosen to provide the mask. The same holds true for red and blue pixels. Since the nearest neighbor pixels to faulty pixel will not be green, the next closest green pixels should be chosen for the mask. These may be provided on the same line as the defective pixel and/or adjacent lines. In a very precise (but computationally expensive) operation, not only nearest neighbors but the next nearest neighbor pixels are employed to make the correction.

[0072] Assuming that the current pixel is deemed to be partially corrupted (i.e., decision step 572 is answered in the negative), the system next determines whether the pixel is saturated at a decision step 575. This means that the output of the pixel is now maximal and any further illumination will not increase the amount of charge stored in the diffusion. Thus, it is impossible to know how much radiation actually illuminated the pixel during exposure. Because of this, the output is unusable and the system must resort to masking the pixel with the outputs of other (surrounding) pixels. Hence, the saturated partially corrupted pixel is treated like a completely corrupted pixel. Returning to Figure 4C, if step 575 is answered in the affirmative, process control

moves to step 574 where the faulty pixel's output is masked by an interpolated output taken from surrounding pixels.

[0073] If decision step 575 is answered in the negative (i.e., the partially corrupted pixel is not saturated), the system generates a corrected output value based upon the deviation of the current pixel's test output from the expected test output. This is performed with aid of a correction model at a step 576. Note that the information for the correction model could be obtained at steps 508-514 of process 500 depicted in Figure 4A. Note also that the output values of surrounding uncorrupted pixels may be used together with this deviation information to obtain the corrected output value at step 576. After step 576 is completed, the process is finished at 578.

[0074] Most simply, correction may involve adjusting the output of the partially corrected pixel by a fixed amount or percentage. For example, an electronic test may indicate that a pixel is 30% brighter than appropriate. The correction may simply involve decreasing the intensity of the pixel by an appropriate percentage in producing the image. Or an optical test may indicate that a pixel is 20% darker than appropriate. In this case, the correction may require increasing the intensity of the pixel by an appropriate amount in producing the image.

[0075] Generally, all necessary correction information will be stored in memory 26. The correction information will model the behavior of the partially corrupted pixel so that the appropriate correction factor or addend is provided for the current operating conditions. Thus memory may have to store correction information for various conditions. Relevant conditions/parameters include operating temperature of the array, time of exposure to radiation, and the like.

[0076] The CMOS imagers of this invention may be deployed in various systems for military, scientific, business, and home applications. For example, they may be used in digital cameras, video recorders, night driving displays, etc. Generally, the systems will include, in addition to the CMOS imager chip, optics to capture an image and direct it onto the CMOS array. This may include one or more lenses, filters, etc. of the types conventionally employed in image capture systems. The optics and CMOS imager will be mounted in a casing such as a camera case. Further, the system may include a memory for temporarily storing captured images for later downloading to a display system. In some instances, the display system itself will form part of the overall imager system.

[0077] Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. For example, while the specification has described certain pixel and chip architectures which accomplish the objectives of the present invention, many others which will be understood by those of skill in the art from the present disclosure to be within the



spirit of the present invention may equally be used. For example, while the specification has exemplified a passive pixel, other pixel types such as active pixels (of photodiode or photogate type) containing on-pixel amplifiers also could benefit from use with the invention. In addition, the broad fault correction methods of this invention could profitably find use in non-CMOS technologies such as CCD technology, but the various system features might have to be implemented on separate chips. Therefore, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope of the appended claims.

#### Claims

1. A method of masking faulty pixels in an imager, the method comprising:
  - (a) exposing the imager to radiation;
  - (b) identifying a faulty pixel in the imager;
  - (c) determining outputs of a plurality of other pixels located about the faulty pixel; and
  - (d) masking an output of the faulty pixel using the outputs of the plurality of other pixels, whereby a masked output of the faulty pixel can be provided in an image produced by the imager.
2. The method of claim 1, further comprising:
  - (e) producing an image from outputs of a plurality of pixels in the imager, wherein the image includes the masked output of the faulty pixel.
3. The method of claim 1 wherein identifying the faulty pixel comprises accessing memory associated with the imager to determine the location of the faulty pixel in the imager, and/or wherein masking the output of the faulty pixel comprises replacing the output of the faulty pixel with an output value based exclusively on an output of multiple pixels surrounding the at least one faulty pixel.
4. The method of claim 3, wherein replacing said output of the faulty pixel comprises providing the faulty pixel with an output value obtained by interpolating output values of at least two pixels surrounding the at least one faulty pixel.
5. The method of claim 1 further comprising converting the outputs of pixels in the imager from an analog format to a digital format prior to producing an image, and/or further comprising, before exposing the imager to radiation, testing a selected pixel from the imager to determine whether it is faulty.
6. The method of claim 1, wherein pixels of the imager can discriminate between multiple colors and wherein the faulty pixel is designated to detect radiation of a first color, and wherein the plurality of other pixels chosen to mask the output of the faulty pixel are all designated to detect radiation of the first color.
7. A method of correcting a faulty pixel in an imager, the method comprising:
  - (a) exposing the imager to radiation;
  - (b) identifying the faulty pixel in said imager;
  - (c) measuring an output of the faulty pixel;
  - (d) determining whether the faulty pixel is saturated; and
  - (e) correcting the faulty pixel with a pixel correction technique specifically adapted for correcting either a saturated pixel or an unsaturated pixel, whereby a corrected output of the faulty pixel can be provided in an image produced by the imager.
8. The method of claim 7, wherein when the faulty pixel is determined to be saturated, the pixel correction technique masks an output of the faulty pixel using the outputs of the plurality of other pixels, and wherein when the faulty pixel is determined to be unsaturated, the pixel correction technique corrects an output of the faulty pixel by performing an operation on said output, said operation comprising increasing or decreasing the magnitude of said output.
9. The method of claim 8, wherein masking said output of the faulty pixel comprises providing the faulty pixel with an output value obtained by interpolating output values of at least two pixels surrounding the at least one faulty pixel.
10. The method of claim 7, wherein identifying the faulty pixel comprises accessing memory associated with the imager to determine the location of the faulty pixel in the imager.
11. The method of claim 7, further comprising converting the outputs of pixels in the imager from an analog format to a digital format prior to producing an image, and/or further comprising, before exposing the imager to radiation, testing a selected pixel from the imager to determine whether it is faulty.
12. A method of testing a selected pixel to determine whether it is faulty, the method comprising:
  - (i) electronically resetting the selected pixel to a defined charge;
  - (ii) reading the selected pixel's output; and

(iii) comparing the selected pixel's output to an expected value based upon the defined charge provided to the selected pixel, whereby if the selected pixel's output significantly deviates from said expected value, designating the selected pixel as faulty.

13. The method of claim 12, further comprising:

if the selected pixel's output significantly deviates from the expected value, determining whether the selected pixel is partially or completely corrupted, wherein if the selected pixel is partially corrupted pixel, it is to be imaged by a first technique during readout and if the selected pixel is completely corrupted, it is to be imaged by a second technique during readout.

14. The method of claim 13, wherein determining whether the selected pixel is partially or completely corrupted comprises determining how far the selected pixel's output deviates from the expected value, such that if the selected pixel's output deviates by more than a defined amount from the expected value deeming the selected pixel to be completely corrupted and if the selected pixel's output deviates by no more than a defined amount from the expected value deeming the selected pixel to be partially corrupted.

15. The method of claim 13, wherein the first correction technique comprises adjusting the output of the selected pixel and wherein the second correction technique comprises replacing the output of the selected pixel with an average of the outputs of pixels located about the selected pixel.

16. The method of claim 12, further comprising:

if the selected pixel is found to be faulty, storing its location in memory and/or further comprising:

exposing the selected pixel to a defined amount of test radiation, after electronically resetting the selected pixel and prior to reading the selected pixel's output.

17. An imager comprising:

(a) one or more pixels capable of providing outputs indicative of a quantity or a type or both the quantity and type of radiation to which each of the one or more pixels has been exposed;

(b) one or more circuit elements electrically coupled to the one or more pixels and configured to mask or correct faulty pixels in the imager; and

(c) a memory configured to store the locations

of the faulty pixels.

18. The imager of claim 17, wherein the one or more pixels, the one or more circuit elements, and the memory are provided on a single integrated circuit chip, and/or wherein the imager is CMOS imager and the one or more pixels each comprise a photodiode diffusion formed in a well and a tap to power or ground also formed in the well.

19. The imager of claim 18, further comprising one or more voltage sources capable of delivering a voltage to the photodiode diffusions of the one or more pixels, which voltage corresponds to a reset state of the pixels and preferably further comprising one or more charge integrators capable of measuring the pixel outputs.

20. The imager of claim 17, further comprising an analog-to-digital converter capable of receiving analog outputs from said one or more pixels, converting the analog outputs to digital signals, and providing the digital signals to said one or more circuit elements such that the one or more circuit elements can identify faulty pixels.

21. A system for producing an image of an object, the system comprising:

(a) an imager comprising:

(i) one or more pixels capable of providing outputs indicative of a quantity or a type or both the quantity and type of radiation to which each of the one or more pixels has been exposed;

(ii) one or more circuit elements electrically coupled to the one or more pixels and configured to mask or correct faulty pixels in the imager; and

(iii) a memory configured to store the locations of the faulty pixels, wherein the one or more pixels, the one or more circuit elements, and the memory are provided on a single integrated circuit chip; and

(b) means for outputting an image resulting from the outputs of the one or more pixels

22. The system of claim 21, wherein the image output by the means for outputting is a photograph and wherein the means for outputting is a display.

23. The system of claim 21, wherein the imager is a CMOS imager and the one or more pixels each comprise a photodiode diffusion formed in a well and a tap to power or ground also formed in the well wherein the imager further comprises an analog-to-

digital converter capable of receiving analog outputs from said one or more pixels, converting the analog outputs to digital signals, and providing the digital signals to said one or more circuit elements such that the one or more circuit elements can identify faulty pixels. 5

24. The system of claim 21, or the imager of claim 17, wherein a plurality of the one or more pixels is arranged in an array such that each of the pixels in said plurality of pixels is separately addressable. 10

25. The system of claim 21, or the imager of claim 17, wherein the one or more pixels are selected from the group consisting of active pixels and passive pixels. 15

20

25

30

35

40

45

50

55




FIG. 1




FIG. 2A




FIG. 2B




FIG. 3A





FIG. 3B








FIG. 4B




FIG. 4C

|   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|
| G | R | G | R | G | R | G | R | G | R | G | R |
| B | G | B | G | B | G | B | G | B | G | B | G |
| G | R | G | R | G | R | G | R | G | R | G | R |
| B | G | B | G | B | G | B | G | B | G | B | G |
| G | R | G | R | G | R | G | R | G | R | G | R |
| B | G | B | G | B | G | B | G | B | G | B | G |
| G | R | G | R | G | R | G | R | G | R | G | R |
| B | G | B | G | B | G | B | G | B | G | B | G |
| G | R | G | R | G | R | G | R | G | R | G | R |
| B | G | B | G | B | G | B | G | B | G | B | G |
| G | R | G | R | G | R | G | R | G | R | G | R |
| B | G | B | G | B | G | B | G | B | G | B | G |

FIG. 5

EP 0 917 358 A1



European Patent  
Office

EUROPEAN SEARCH REPORT

Application Number  
EP 98 30 8762

| DOCUMENTS CONSIDERED TO BE RELEVANT                        |   |  |  |
|--|---|--|--|
| Category   | Citation of document with indication, where appropriate, of relevant passages   | Relevant to claim  | CLASSIFICATION OF THE APPLICATION (Int.Cl.6) |
| X  | US 4 858 013 A (MATSUDA HIKARU)<br>15 August 1989<br>* column 2, line 47 - line 52 *<br>* column 3, line 11 - line 17 *   | 1-4, 14, 21  | H04N5/217                                    |
| Y  | ---   | 5.6  |  |
| Y  | US 4 701 784 A (MATSUOKA HIROKI ET AL)<br>20 October 1987<br>* column 6, line 12 - line 51; figure 3 *  | 5.6  |  |
| X  | EP 0 350 328 A (XEROX CORP)<br>10 January 1990<br>* column 5, line 63 - column 7, line 12 *   | 1,7-11, 17,21  |  |
| Y  | ---   | 13-15  |  |
| X  | US 5 532 484 A (SWEETSER KEVIN N ET AL)<br>2 July 1996<br>* column 1, line 54 - line 67 *   | 12,17,21   |  |
| Y  | ---   | 13-15  |  |
| A  | GOODENOUGH F: "GET READY FOR TV CAMERAS ON A CHIP"<br>ELECTRONIC DESIGN,<br>vol. 44, no. 4, 19 February 1996, page 125/126, 128 XP000580217<br>* page 26, right-hand column, line 15 -<br>page 28, right-hand column, line 21 * | 21   | TECHNICAL FIELDS SEARCHED (Int.Cl.6)<br>H04N |
| The present search report has been drawn up for all claims |   |  |  |
| Place of search<br>THE HAGUE                               |   | Date of completion of the search<br>17 March 1999  | Examiner<br>Bequet, T                        |
| CATEGORY OF CITED DOCUMENTS                                |   | T: theory or principle underlying the invention<br>E: earlier patent document, but published on or after the filing date<br>D: document cited in the application<br>L: document cited for other reasons<br>A: member of the same patent family, corresponding document<br>X: particularly relevant if taken alone<br>Y: particularly relevant if combined with another document of the same category<br>A: technological background<br>D: non-written disclosure<br>D: intermediate document |  |

EP 0 FORM 15 (3/93) (page 2/3)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 8762

This annex lists the patent family members relating to the patent document cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on: The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

17-03-1999

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|---|---------------------|----------------------------|---------------------|
| US 4858013 A                              | 15-08-1989          | JP 63232579 A              | 28-09-1988          |
|   |                     | US 4894721 A               | 16-01-1990          |
| US 4701784 A                              | 20-10-1987          | JP 60256280 A              | 17-12-1985          |
|   |                     | JP 1758029 C               | 20-05-1993          |
|   |                     | JP 4041866 B               | 09-07-1992          |
|   |                     | JP 61144175 A              | 01-07-1986          |
|   |                     | WO 8505752 A               | 19-12-1985          |
| EP 0350323 A                              | 10-01-1990          | US 4920428 A               | 24-04-1990          |
|   |                     | DE 68925841 D              | 11-04-1996          |
|   |                     | DE 68925841 T              | 26-09-1996          |
|   |                     | JP 2054683 A               | 23-02-1990          |
|   |                     | JP 2761406 B               | 04-06-1998          |
| US 5532484 A                              | 02-07-1996          | NONE                       |                     |

PRO FORM P4422

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**This Page Blank (uspto)**